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Fabrication engineering of semi-
conductor devices has made possi-
ble optoelectronic instruments, laser 
diodes and wireless communica-
tion devices among many other mod-
ern devices. Beginning with Bardeen, 
Brittain and Shockley’s invention of 
the transistor in Bell Labs in 1947 and 
Kilby and Noyce’s introduction of the 
integrated circuit about a decade later, 
semiconductor devices have dramat-
ically advanced the computing and 
electronics industries. 
Semiconducting materials, such 
as silicon, germanium, gallium ar-
senide, and indium phosphide, are 
neither good insulators nor good con-
ductors, but they have intrinsic electri-
cal properties so that by controlled ad-
dition of impurities, their conductivity 
can be altered. With the need to manu-
facture devices at the micro- and nano-
scale, the semiconductor industry has 
followed “Moore’s Law,” the trend that 
the number of transistors placed on 
an integrated circuit increases expo-
nentially about every two years. Pro-
duction of the tiny features to create 
these integrated circuits is achieved by 
plasma etching of semiconductor ma-
terial. !e plasma etch process is car-
ried out in a chamber in which a gas 
mixture is partially ionized to create 
a plasma, or glow discharge. High en-
ergy ions in the plasma bombard the 
semiconductor material and chemi-
cally reactive components in the gas 
mixture form etch products with the 
semiconductor. !e process produces 
accurately etched features and is one 
of the primary reasons for the reduc-
tion in device size that has made tech-
nology such as cell phones and laptop 
computers possible.
INTRODUCTION 
Semiconductors such as InGaP 
and InGaAsSb are important for light-
emitting devices as well as communi-
cations devices and electronics. Fab-
rication of these devices is achieved 
by plasma etching in which an ion-
ized gas mixture etches the substrate 
by both chemical reaction and phys-
ical bombardment. In plasma etch-
ing for these purposes, indium prod-
ucts are not as volatile and are usually 
more di#cult to remove than other 
semiconductor materials. For this ex-
periment, only wafers with an existing 
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epitaxial GaAs cap layer grown over 
an underlying InGaP layer were avail-
able. For the development of an In-
ductively Coupled Plasma (ICP) etch 
process for the InGaP layer, the top 
GaAs layer must "rst be etched o$ to 
expose the underlying InGaP layer. A 
common technique used to do this is-
nvolves a selective wet chemical etch 
that will remove the GaAs layer with-
out etching or damaging the InGaP 
layer.1 Determining the selectivity and 
etch rate for removing the GaAs layer 
are the primary goals of chemical wet 
etch development. Once this has been 
accomplished, a “recipe” for remov-
ing the epitaxial GaAs layer can be cre-
ated.
Chemical wet etching selectively 
removes the cap layer of the wafer 
through a series of chemical reactions 
in a liquid solution. For this etch pro-
cess, H2SO4:H2O2:deionized water, a 
common solution for removing GaAs, 
was used in the proportions of 1:8:640. 
!e reaction occurs in a sequence of 
steps involving an oxidation reaction 
of the hydroxide ions when the semi-
conductor is immersed in an electro-
lyte system to produce Ga2O3 and 
As2O3. !ese oxides dissolve in the 
acid of the etchant solution and form 
soluble salts.2
Wafer samples with a 750Å cap 
layer of GaAs on top, middle layer of 
InGaP and thick base layer of GaAs 
were used. !e layer structure of these 
wafers is shown below. Later etching 
will use InGaAsSb wafers. However, 
because indium is the most di#cult 
layer to etch, InGaP is a good starting 
point. 
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EXPERIMENTAL
Using a 1:8:640 chemical wet etch 
solution of H2SO4:H2O2:deionized 
water, an etch rate of 10 Å/s was ex-
pected to remove the 750Å GaAs epi-
taxial layer and an etch rate of ~ 0 Å/s 
was expected in the InGaP layer. !ese 
results would be indicative of good se-
lectivity.
 
Fig. 1 is a simpli#ed representation of the 
layers of the wafer. On top of the wafer 
is photoresist. !e gap in between the 
photoresist has been developed in such way 
that the wafer is ready for chemical wet 
etching in that region.
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Before etching the wafers, a pat-
tern must "rst be imprinted on the 
wafer surface so that a contrast can 
be seen between the etched and non-
etched areas. Photolithography, a pro-
cess similar to "lm exposure, was used 
to imprint the pattern by using a mask 
to create an image on the wafers in 
a light-sensitive, protective layer of 
polymer material called photoresist. 
!e photoresist used was Microposit 
S1818. !e wafers were exposed using 
a mask aligner, which is a UV exposure 
system, and were tested under various 
exposure times until well de"ned fea-
tures were seen on the wafer surfaces. 
An adequate exposure time was 75 sec-
onds for the mask aligner used. (Light 
intensity can be controlled to help de-
termine proper exposure time, but for 
this experiment the intensity poten-
tiometer was not available, therefore 
a trial-and-error method had to be 
used.) After exposure, the wafers were 
developed in a NaOH-based solution.
!e following is a description of 
the photolithography and develop-
ment procedure:
-
minutes each
3700 rpm for 30 seconds
-
onds
developer for 1 minute
-
onds
features patterned onto samples
!e developed wafers were mea-
sured with a pro"lometer (Dektak II) 
to get a baseline, pre-etch, topograph-
ical pro"le of the photoresist for each 
sample. In taking this measurement, 
it was possible to determine the fea-
ture depth prior to etching. It was sus-
pected that the etch solution would 
attack the photoresist as well as the 
wafer. !e baseline measurement was 
a preparatory step to establish the ini-
tial thickness of photoresist. !e wa-
fers were then dipped into a 1:30 so-
lution of NH4OH:deionized water and 
agitated for about 45 seconds, rinsed 
in deionized water and blown dry with 
nitrogen in order to remove native 
oxide.
 !e exposed wafers were then 
cleaved into two or three pieces, so 
that more data would be available for 
analysis. !e etch solution of 1:8:640 
of H2SO4:H2O2:deionized water was 
prepared under the hood in manage-
able proportions of 0.2:1.6:128 mL. 
Samples were individually immersed 
in the etch solution and gently agi-
tated. !ree etch times were used: 35, 
75 and 110 seconds. !e lower and 
upper ranges from the expected etch 
time of 75 seconds were used to help 
verify the etch rate and selectivity. 
After etching, the wafers were mea-
sured again using the pro"lometer to 
compare to the pre-etch results and 
estimate etch depth.
RESULTS AND DISCUSSION
Results were inconclusive after 
the "rst round of the etch process. It 
appeared that the wet etch solution 
did not selectively etch the wafers. 
It was hypothesized that the wafers 
could have been upside down, mean-
ing that the thicker, bottom layer of 
GaAs was being etched instead of the 
750Å top layer. In the second round 
of the etch process, care was taken to 
mark the bottom sides of each sam-
ple using a scribe. A control wafer was 
also used in the second round, which 
was purposefully %ipped bottom side 
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!e second round of the etch pro-
cess showed that the 750Å GaAs layer 
was selectively etched in the H2SO4:
H2O2:deionized water solution with 
an average etch rate of 8.6 Å/s after re-
gression analysis to "nd the best "t for 
the data. !e results also concluded 
that the wet etch stopped at the InGaP 
layer since an etch time greater than 
that required to remove the GaAs layer 
still resulted in the same etch depth. 
In Fig. 4 the etch selectivity is demon-
strated in the measurement without 
photoresist where the curve levels o$. 
At this point, all of the GaAs layer was 
etched away leaving the underlying 
InGaP layer was exposed.
up for etching. In the second round, a 
sample from each wafer type was also 
used.
Because the etch solution attacked 
the photoresist, which can be seen in 
the negative etch rates in Fig. 3 and in 
etch depths greater than 750Å in Fig. 
4, the wafers had to be stripped of the 
PR to measure accurate etch depths. 
!is was done by agitating the wafers 
in acetone for 2 minutes, rinsing with 
methanol for 2 minutes, and blow dry-
ing the wafers with nitrogen. !e pro-
cess was repeated until all of the pho-
toresist was removed. !e wafers were 
then measured again with the pro-
"lometer to determine the actual etch 
rate and depth. Reproducible etch 
rates were achieved as shown in Fig. 
3. !e etch rate for samples stripped of 
PR averaged 8.37Å/s with a standard 
deviation of 0.92Å/s, which was near 
the expected etch rate of 10Å/s.
Fig. 2 is an example of the results from the pro#lometer, which gives 
a cross-sectional view of the wafer. !is sample was in the etchant 
for 110 seconds and was stripped of photoresist. !e results show 
that this particular sample was etched to a depth of 751Å. Because 
measurements were taken in angstroms (1 x 10-10 m), some 
experimental error is to be expected using the instruments available. 
!ere may also be slight variations in the thickness of the grown 
layers.
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CONCLUSIONS  
AND FUTURE WORK
A selective wet etch process to re-
move GaAs epitaxial cap layers from 
underlying InGaP layers has been de-
veloped using a solution of H2SO4:
H2O2:deionized water at a rate of ~8.6 
Å/s. In future work, this etch will be 
used to prepare wafers for the most 
di#cult layer to plasma etch, InGaP, 
which can be etched by Reactive Ion 
Etching (RIE) in an Inductively Cou-
pled Plasma (ICP). Finally, the study of 
InGaP plasma etch rates will lead the 
way for study of InGaAsSb etch rates, 
an important semiconductor used 
in applications such as mid-infrared 
laser diodes.
